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SUMMARY 
In order to reduce industrial noise exposure the 
Occupational Safety and Health Act establishes the "Permissi­
ble Noise Exposure Levels". These are noise levels to which 
an individual can be exposed for certain limited periods of 
time without temporary or permanent auditory threshold shift. 
Several manufacturers have developed lightweight in­
tegrating noise dosimeters that show directly or indirectly 
the percent of the allowable noise exposure. But the dosim­
eters are not provided with all the three frequency weighting 
networks as required by the American National Standard 
Institute (ANSI). 
The purpose of this research is to design a portable 
multi-channel noise dosimeter that directly displays the cu­
mulative noise exposure, and also meets the ANSI standard for 
sound level meters. 
A four-channel dosimeter was designed and built to 
measure, respectively, the durations of noise levels equal 
to and above 85, 90, 95 and 100 dB. 
The instrument consists principally of the noise de­
tection system that detects and amplifies the noise signal, 
a root-mean-square (rms) circuit that determines the rms 
value of the signal, and four comparator circuits which inde­
pendently drive four digital clocks after comparing the rms 
viii 
voltage equivalent of the noise signal with four reference 
voltages. The reference voltages correspond with the rms 
voltage equivalent of 85, 90, 95 and 100 dB sound pressure 
levels. 
The instrument was tested in the laboratory. It was 
found that the four channels respectively measure the dura­
tions of noise levels of (85 ± 1), (90 ± 1), (95 ± 1) and 
(100 ± 1) dB on A, B, C and F scales. 
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CHAPTER I 
HISTORICAL INTRODUCTION 
Physiological and other effects of excessive noise 
on people have been studied extensively and reported [1,2]. 
In most of these studies, losses in hearing sensitivity, 
both temporary and permanent, have been the concern of the 
researchers. 
In 1831 Fosbroke [3] first recorded hearing losses 
in blacksmiths. Some thirty years later, E. H. Weber [3] 
reported hearing losses in boilermakers and railroad men. 
Since then there have been several reports of hearing 
difficulties in individuals from overexposure to intense 
noise [4,5]. 
In order to protect industrial employees from noise-
induced hearing loss, the control of noise levels in industries 
has become necessary. Since the extent of hearing loss from 
noise exposure depends on many factors, such as the duration 
of the exposure and the intensity of the noise, it is necessary 
that permissible noise exposure limits be defined if industrial 
noise is to be controlled effectively. 
The search for these permissible noise exposure limits 
has a long history. From the works of Glorig, Ward and 
Nixon [6], the CHABA*working group [7], Botsford [8] and 
CHABA is the abbreviation of "Committee on Hearing, 
Bioacoustics and Biomechanics .11 
2 
others, a sound pressure level of 90 dB would be a widely 
acceptable criterion for eight hours of broadband steady 
state noise exposure. The Occupational Safety and Health 
Act [9] (OSHA) requires a halving of allowable exposure time 
for each 5 dB increase in noise level above 90 dB. Table 1 
is a summary of the allowable noise exposure limits. These 
coincide with those given by the Walsh-Healy Act [10]. 
Table 1. Permissible Noise Exposures 
Duration per Day Noise Level 
in Hours in dB 
16 85 
8 90 
4 95 
2 100 
1 105 
1/2 110 
1/4 or less 115 
The Walsh-Healey Act requires that industrial noise 
levels in industries should be controlled by the employers 
so that the employees1 exposure to noise do not exceed the 
limit values stated in Table 1. Secondly if the noise 
exposure is composed of two or more periods of noise exposure 
at different levels, their combined effect should be considered 
as follows: if 
3 
5i
 + ^ + . > 1 
T l T 2 T N > 
then the mixed exposure should be considered to exceed the 
limit value. 
The preferred method of control is to reduce the noise 
at its source even though this method is expensive. A less 
expensive, but not very reliable noise reduction measure is 
the use of protective hearing equipment such as earplugs. 
A third alternative method is an administrative 
control whereby an employee is not exposed to excessive 
noise for long periods of time. 
In order to apply this method the employer has to 
measure the cumulative noise exposure experienced by his 
employees in order to insure that the limits listed in Table 
1 are not exceeded. 
If the noise level is constant in time or is not 
varying rapidly, then probably a clock and a sound level 
meter may be used to make the required measurements. However, 
industrial noise generally has a complex spectrum which 
varies rapidly with time. Obviously it would be impossible 
to use the simple technique mentioned above to measure the 
noise exposure levels. A suitable instrument would be one 
* 
indicates the total time of exposure at a specified 
noise level, and T^ indicates the total time of exposure 
permitted at that level. 
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which displays the accumulated exposure without the necessity 
of an operator. 
Several manufacturers have developed integrating 
dosimeters that compute the percent of the allowable noise 
exposure to which the individual has been exposed, the so 
called cumulative exposure factor. Current examples are: 
Conwed's Noise Exposure Integrator [11], the Personal Noise 
Dosimeter manufactured by Columbia Research Laboratories [12], 
Computer Electronic's Noise Dosimeter [13] and Du Pont E100 
Audio Dosimeter [14]. 
All these instruments are lightweight and are worn by 
the workers. That is an advantage. The disadvantage is that 
the manufacturers have to omit some important features in 
order to make their instruments small enough to be worn by 
the employees. In the Noise Exposure Integrator and the 
Personal Noise Dosimeter, the cumulative noise factor is 
computed and displayed directly. However, their sound level 
* 
meters are equipped with only the A frequency weighting 
network. In the Computer Electronics and Du Pont E100 
Dosimeters, not only are other weighting networks missing 
but also the readout units are not part of the dosimeter 
units. Thus a worker has to wait until the end of the work 
shift in order to read and compute the cumulative noise 
factor, in which case the person could have received an 
excessive exposure without warning. 
s 
The frequency weighting networks are described fully 
in later sections. 
5 
The multi channel noise dosimeter of the present work 
is designed to avoid the serious drawback in the latter two 
instruments. At the same time, all the frequency weighting 
networks are built in the sound detection system as required 
by the American National Standard Institute. 
6 
CHAPTER II 
GENERAL DESCRIPTION OF THE MULTI-CHANNEL 
NOISE DOSIMETER 
The dosimeter as illustrated in Figure 1 is princi­
pally composed of a sound level detector, a root-mean-square 
circuit, four comparators, four transmission gates and five 
digital clocks. 
The sound level detector consists of a microphone, a 
pre-amplifier, an attenuator, and four weighting networks, 
designated A, B, C, F. The microphone transduces the acoustic 
noise incident on it to an electrical signal. This electrical 
signal is then amplified and applied to the input of one of 
the weighting networks as determined by a selector switch. 
Simultaneously, the selector switch applies the output of 
the selected weighting network to the root-mean-square circuit 
which determines the root mean square value of the signal. 
Each comparator compares the dc output of the root mean 
square circuit with a stable reference voltage. The four 
reference voltages correspond respectively to the four noise 
exposure levels whose durations are to be measured, i.e. 
85, 90, 95, and 100 dB. The output of each comparator is 
fed into one of the two inputs of an AND gate whose output 
drives a digital clock. Pulses at one second intervals are 
7 
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applied to the other input of the AND gates. When the noise 
level exceeds any of the reference levels the corresponding 
comparator's output registers logical 1. The AND gate then 
allows the clock pulses to be transmitted and recorded. The 
number of clocks in operation depends on the magnitude of 
noise level. For example if the noise level is equal to or 
exceeds 100 dB, all the clocks would record time; if it is 
less than 85 dB only the real time clock would record time. 
There are other circuits which are shown in Figure 1 
besides those mentioned above: an emitter follower is used 
as a buffer stage between the attenuator and the frequency 
weighting networks, amplifiers are added following the 
weighting networks to raise the level of the signal. 
9 
CHAPTER III 
CIRCUIT DESIGNS 
1. Pre-Amplifier Circuit 
The pre-amplifier must have the following properties 
in order to accomplish its function in the noise dosimeter. 
(a) The input impedance of the pre-amplifier should 
be high compared with the maximum output impedance of the 
microphone so that the voltage appearing across the input 
terminals of the pre-amplifier is essentially the open 
circuit voltage generated by the microphone. 
(b) It must be able to deliver at least a voltage of 
one volt across a 1000 ohm load. 
(c) The bandwidth of the pre-amplifier must exceed 
that of the microphone. 
(d) The amplifier must have negative feedback to 
stabilize its gain and reduce distortion. 
The General Radio 1560-85 microphone was employed in 
the design of the dosimeter. It has a sensitivity of -40 dB 
re 1 volt/N/m^ which implies that the microphone generates a 
_ 2 
voltage of 10 volts, whenever the sound pressure is 
1 N/m 2. 
Now for the amplifier to produce at least 1 volt 
across 1000 ohm load, its voltage gain, G, as calculated 
10 
from equation (1) must be 40 dB 
G = 20dB log 1 0 1
 VQiyN/m2
 Cl) 
P 
where is the voltage generated at the output of the 
_ 2 
microphone which, as determined above, is equal to 10 V 
when the sound pressure level is 1 newton per meter squared. 
Design of the Basic Amplifier 
The number of stages required is determined by the 
minimum voltage gain per stage. The midband gain per stage, 
A , for a common emitter amplifier is given approximately 
by 
A = -h - RT /h. (2) v fe V le K J 
where h^ e and h^ e are the current gain and input impedance 
of the transistor respectively. is the load impedance. 
Now for the transistor 2N3391A, 
h £ e - 340 
h. = 4.8 x 10 3 ohm 
le 
If R^ is equal to 1000 ohm, then 
See Appendix A. 
11 
A v| = 3 4 dB (3) 
Since the minimum gain of the amplifier must be 40 dB, a 
two-stage amplifier will be sufficient to satisfy the voltage 
gain requirement. 
In order to satisfy the high input impedance require­
ment, the first stage is a source follower bootstrapped to 
yield a high input impedance in the megohm range. Its 
voltage gain of approximately unity would not appreciably 
affect the overall voltage gain of the pre-amplifier. 
The source follower and its equivalent circuit are 
shown in Figures 2 and 3. The design of the source follower 
involves choosing suitable values for R , R^, R 2 and the 
supply voltage V D r ). 
From the dc load line equation given by equation (4) 
and the loop equation at the input terminals given by 
equation (5), R^, R 2 can be calculated if all other parameters 
are known. (Refer to Figure 2.) 
W V = V D D " V : D S (4) 
¥ i + v (5) 
where 1^ is the drain current 
I r is the gate current 
Figure 2 . The Source Follower Circuit 
Figure 3. Mid-Frequency Equivalent Circuit 
of the Source Follower 
14 
Vg s, the gate to source voltage 
V D S is the drain to source voltage 
The operating point conditions for the transistor 
2N5459 are 
I D Q = 3mA 
V D S Q " 1 0 V 
V at quiescent = -0.6 V gs 
The size of R is obtained by applying the condition 
imposed on the input impedance, Z^, of the source follower, 
i.e. 
Z. >> Z (6) 
I m J 
where Z m is the internal impedance of the microphone which is 
a capacitance C m of 385 pF. Allowing 50 pF for the capaci­
tance, C associated with the cable connecting the microphone 
to the amplifier, the total equivalent capacitance is 
435 pF (see Figure 4). Hence the total maximum impedance 
Z shunting the input impedance of the amplifier is given by 
Z ' = 1 - _ ohms (7) 
m
 2-rrf x 435 x 10 1 Z 
15 
Figure 4. The Microphone's Equivalent Circuit 
C^ represents the microphone 
C is the capacitance associated with the connecting cable 
C = 385 pF 
m 
C = 50 pF 
C f = 435 pF 
E' = 1/50 E 
1/50 + 1/385 
V q = the output voltage 
16 
where £ is the lowest frequency in the audio frequency spectrum 
which is 20 Hz. Substituting 20 Hz for f in equation (7). 
Z' = 1.8 x 10 7 ohms 
m 
Referring to Figure 3, the input impedance, Z^, of 
the source follower is given [15] by 
Z i " \ C8) 
1
 " *7*2~ K-
where K v is the voltage gain of the source follower and is 
given [15] by equation (9) 
Kv
 + l g m + 1 C9> g + + 
•m D R d R 1 + R 2 
g m = transconductance = 4mmho. 
R^ is the drain resistance of the order of 30 kilohms 
for the transistor 2N5459. The quantity K v of the source 
follower is approximately equal to unity. Hence the input 
impedance, Z-, of the source follower will be large if 
R2 
T, ,
 p is close to unity. Suppose 
Rl R 2 
R2 
R 1 + R 2 
z
 = .95 (10) 
17 
Then from equation (4) 
D . D (15-10) volts 
Rl R 2 " 3mA 
| x 10 3 ohms (11) 
if the supply voltage V-^ is 15 volts. From equations (10) 
and (11), 
R 2 = 1.55 x 10 3 ohms 
R 1 = 0.1 x 10 3 ohms 
The actual values selected for R-^  and R 2 were 
R 2 = 1.5 x 10 3 ohms 
R 1 = 100 ohms 
From equation (8), assuming that K ~ 1, 
Z. = 2 R 
i g 
q 
Now R is 10 ohms, 
g 
18 
Z. = 2 x 10 9 ohms 
1 
» 
which is about 200 times the impedance Z . 
m 
The output impedance, Z Q, of the unloaded source 
follower is given [16] by 
zo • , i 1 , — r - < 1 2 ) 
gm + R d R^+IT 
390 ohms 
Design of the Basic Amplifier 
The basic amplifier circuit is shown in Figure 5 
Operating point or quiescent conditions are: 
I C Q = 1.3 mA 
VCEQ " 5 V 
V c c - + 1 5 V 
2N3391A transistor parameters are: 

20 
= 340 
h. = 4.8 x 10 3 ohms le 
h = 36.4 x 10" 6 mho 
oe 
h = 4.1 x 10" 4 
re 
Considering a single stage, the dc equivalent biasing circuit 
is shown in Figure 6. 
Applying loop equations for the emitter-collector 
circuit and then base-emitter circuit, equations (13) and 
(14) can be written by inspection. 
V C C • V C Q + V C E Q + R e J E (13) 
V B B = < V V h + V E + V B E W 
wh ere is the base bias resistance which is equal to 
R 3 / / R 4 
** 
I C Q , V " C E Q respectively denote the collector current 
and collector to emitter voltage at quiescent point. 
h£ e is the small signal transistor current amplification factor 
h^ e is the input impedance of the transistor. 
h Q e is the output admittance of the transistor. 
h is the reverse voltage gain of the transistor, 
r e 
* * R 3 / / R 4 means the parallel combination of R 3 and R^. 
f e 
Figure 6. D.C. Equivalent Biasing Circuit. 
Ig is emitter current, Ig the 
base current and I c the collector current. 
Rb = R 3 / / R 4 
22 
V B B is the base bias voltage. Assuming that 
I-g ~ I c for design purposes, 
R + R = I c ^ C E Q
 ( l s ) 
e c iCQ 
— — o h m s 
1.3 x 10 
= 7.7 x 10 3 ohms 
R , R were chosen to be 6.8 x 10 3 ohms and 500 ohms respec-
c' e r 
tively. The actual collector current will then be about 
1.37 mA. R^ should be much larger than the input impedance 
of the transistor which is approximately equal to h^ e 
(= 4.8 x 10 3 ohms) in order to limit the loading effect of 
R^ was chosen to be equal to 30 x 10 3 ohms, i.e., 
R, = 6 x h. b le 
Hence from equation (14) 
V B B = (30 x 10 3 + 0.5 x 103)(1.37/340)xl0~3 + 0.5 x 1.37 + 0.6 
= 1.40 volts 
I 
where 1^ = c — is applied 
*
 nfe 
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From Figure 4, the voltage divider resistances 
and R 4 are given by equation (16). 
VBB VCC 
From equation (18) 
D 30 x 10 3 x 15 , R 3 = ohms 
= 321 x 10 3 ohms 
(16) 
R 4 R3 + R 4 
Equation (16) can be written as 
R 4 R3 
VBB = R 3(R 3 +R 4) VCC t 1 7) 
VBB " C18) 
R R 
where Rfe - (19) 
3 
The actual value of R^ selected was 330 x 10 ohms 
If R 3 = 330 x 10 3 ohms 
3 
then R 4 = 33 x 10 ohms 
24 
For simplicity, the stages were designed to be identical, 
hence 
Re^ = Re 2 = 500 ohms 
3 
Rc-^  = Rc 2 = 6.8 x 10 ohms 
R3 = R5 = 3 3 0 x o h m s 
R 4 = R 6 = 33 x 10 3 ohms 
Calculations of Coupling and Bypass Capacitors 
The sizes of the coupling and bypass capacitors 
determine the lower cut off frequency of the amplifier which 
was set at 15 Hz. 
Now the low frequency voltage gain A (s) of a single 
stage common emitter amplifier is given [16] by 
I s (s+w ) 
A (s) = A - 7 — <r-r4
 T 1 — r (20) 
v (S + CD ) (s + w d) (s + w ) ^ 
where A is the midfrequency voltage gain, and 
25 
(23) 
" = 1 3 — V (24) 
+ w 
s s i 
1 
R C
ss s 
1 + h£e 
R C 
ss e 
w w 
e s s 
(25) 
wn, = ;i (26) 
a 
R = R + h. (27) 
ss s le v ' 
R g is the source impedance. is the so-called 
dominant frequency which controls the lower half power 
frequency. Hence 
wd = 2 7 r £L 
where fT = 15 Hz. 
w = oj + a) = (2TT x 15) radians/sec (28) 
If for simplicity is made equal to ^ e s> then from 
equation (25) the emitter bypass capacitor, C can be 
calculated 
26 
Now R = 390 ohms + 4.8 x 10 3 ohms 
h r = 340 fe 
Then C = 1340 yF 
Now C = 1 
s 15TT x R 
ss 
= 4yF 
C was chosen to be 5yg This reduces OJ „ and OJ and 
s ss es 
increases C to 2000yF. 
C = 2000UF 
The capacitor, C , that couples the first stage to the 
second stage adds another break point as determined by w at 
the low frequency end of the amplifier's frequency response. 
O J c is therefore chosen less than OJ^, the dominant frequency. 
Suppose 
OJ C = IOT T radians/sec 
icf 3 
t h e n C c = IOT T (6.8 + 33//4.S) £ a r a d ( 3 0 ) 
27 
= 5yF 
= 5yF 
= 2000yF 
C = C 
s c^ 
C = C 
cl c2 
c = c 
el e2 
Design of the Two-Stage Common Emitter Amplifier with 
Feedback 
Two types of negative feedback circuits were applied 
to the basic amplifier circuit: 
1. Unbypassed emitter resistor, R^, that provides 
local negative feedback to the first stage. 
2. Collector-Emitter feedback via R £. 
R 7 and R £ will be chosen such that the overall gain of the 
amplifier with feedback will be at least equal to 40 dB. 
Voltage Gain of the Two-Stage Amplifier Without Feedback 
The voltage gain, A (s), of the two-stage amplifier 
is given by 
The practical choice for C c was 5 uF. Summarizing, 
= 5.6yF 

29 
A y(s) = A xCs) x A 2 ( s ) (31) 
where A^(s) and A 2(s) are the voltage gains of the first and 
second stages, respectively. Now A-^(s) and A 2(s) are given 
[17] by equations (32) and (33), respectively. 
f e-^  o-^  
A l ( S ) =
 ^ r e ^ f e / o f ^ ^ o e / o ^ L ^ s ^ ^ ^ f e / ^ V ^ y J ^ 
h_r R 
2 °2 
A 2 ( s ) = E nT~Tl - (1+h R JlR'+h. T ( 3 3 ) 
re 2 fe 2 o 2 v oe 2 o 2 L s i e 2 
R g is the output impedance of the source follower which is 
3 
equal to .39 x 10 ohms. See Figure 8. is the output 
impedance of the first stage and is approximately given by 
Rs • F ^ - // R 0 l C 3 4) oe, 1 
3 
5.5 x 10 ohms 
h = 3.6 x 10" 5 mho 
oe 
h £ e = 340 
h = 4.1 x 10" 4 
re 
o 
31 
h. = 4.8 x 10 3 ohms le 
and with 
Rj = 255 ohms 
R £ = 68 x 10 3 ohms 
A 1 ( s ) = -17 
A 2 ( s ) = -173 
A v(s) = 2941 (35) 
The Input Impedance, Z^, the Output Impedance, Z Q, of the 
Two Stage Amplifier without Feedback 
Referring to Figure 9, the input impedance, Z i, of 
the two stage amplifier without feedback is approximately 
given [18] by 
Z. = h. //R, (36) l le D2 
= 4.15 x 10 3 ohms 
The output impedance, Z Q, of the two stage amplifier 
without feedback is approximately given [18] by 
32 
Z = i r — — — //R 
o n o~ 
oe n 2 
where 
R n = R //R f//R T 
°2 c 2 L 
Now Rr >> R 
f c 
and RT >> R 
L c 
2 
2 
1
 //R„ (37) 
oe n 2 
Z = 5.5 x 10 3 ohms 
o 
Voltage Gain, A ^ R £ , Input Impedance, Z ^ , and the Output 
Impedance, Z P £ , of the Two Stage Amplifier with Feedback 
When the feedback is applied, the voltage gain A £ 
and input impedance, Z ^ £ , and the output impedance, Z Q £ , 
are given [19] by equations (38, (39), and (40), respec­
tively . 
V 
z i f • z± a * eAv) (39) 
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z o £ • r - ^ i - ( « ) 
where 3, the feedback factor, is given by equation (41) 
since Ry = 255 ohms and R £ = 68 x 10 3 ohms 
Avf = 2 4 5 
Z i £ = 48.8 x 10 3 ohms 
Zof = 4 5 0 o h i n s 
The overall voltage gain of the amplifier (including 
the source follower whose measured voltage gain is 0.75) 
A T = 245 x 75 
= 183.75 
The actual voltage gain measured was 180. 
The Pre-Amplifier1s Linearity, Dynamic Range and Frequency 
Response 
Linearity and Dynamic Range. A 5 mV voltage signal 
Figure 10. The Pre-Amplifier Circuit, Voltage 
Gain is 180 or 45 dB Input Impedance 
is 2000 m Q Output Impedance is 450 ft 
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at a frequency of 1000 Hz obtained from an audio signal 
generator was applied to the input of the pre-amplifier 
when loaded. Its corresponding output voltage was measured. 
The measurements were repeated at 5 mV increments. 
The results are summarized in Table 2, and are shown 
graphically in Figure 11. 
For input voltages above 54 mV, the output remains 
constant at 9.6 volts. Therefore the dynamic range of the 
amplifier is 54 mV. For inputs less than the dynamic range, 
the amplifier functions properly for all frequencies within 
the audio frequency spectrum. 
Frequency Response 
The gain, A, of the pre-amplifier is defined by equa­
tion (42), 
V . 
A = 20 dB log 1 0 ^ (42) 
Vin is the input voltage obtainable from an audio 
signal generator, and V £ is the output voltage at frequency, 
f. With V^ n set at 10 mV, V £ was measured for the various 
frequencies ranging from 10 Hz to 180,000 Hz. Using equation 
(42), the gain of the pre-amplifier was calculated for the 
respective frequencies f. The results are shown graphically 
in Figure 12. 
The frequency response curve shows that the 
T a b l e 2 . I n p u t - O u t p u t V o l t a g e R e l a t i o n s h i p 
o f t h e P r e - A m p l i f i e r 
V . V 
i n o u t 
m V o l t s V o l t s 
5 . 9 
1 0 1 . 8 
1 5 2 . 7 
2 0 3 . 6 
2 5 4 . 5 
3 0 5 . 4 
4 0 7 . 2 
4 5 8 . 1 
5 0 9 . 0 
5 2 9 . 4 
5 5 9 . 6 
6 0 9 . 6 
6 5 9 . 6 
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5 1 0 1 5 2 0 2 5 3 0 3 5 4 0 4 5 5 0 5 5 6 0 6 5 
I I I I I I I I I I I I L 
I N P U T V O L T A G E I N M V 
F i g u r e 11. I n p u t - O u t p u t C h a r a c t e r i s t i c s o f t h e P r e - A m p l i f i e r 
i i i 111ii i 1—i i 11 m i 1—i i 1111ii 1—i i 11 i n 
• ^  # # % 
.3 
2 0 1 0 0 1 0 0 0 1 0 x 1 0 
_l ' ' i 1 1 n i l | i i i i m l i i i i 1 1 1 1 1 i i 
F R E Q U E N C Y , f , I N H Z 
F i g u r e 1 2 . F r e q u e n c y R e s p o n s e o f t h e P r e - A m p l i f i e r 
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pre-amplifier has a completely flat response from about 
20 Hz to 80,000 Hz. The -3 dB low and high frequency break 
3 
points (not shown on graph) occur at 8 Hz and 180 x 10 Hz 
respectively. 
2. Design of the Frequency Weighting Networks 
Introduction 
In 1933 H. Fletcher and W. A. Munson [20] drew the so-
called Equal Loudness Contours by measuring the sound pressure 
levels of simple tones of various frequencies that sound just 
as loud to an observer as a 1000 Hz tone of a given sound 
pressure level. The shapes of the contours show that sounds 
at low and at very high frequencies in the audible frequency 
spectrum have to be higher in level than those at frequencies 
around 1000 Hz to 2000 Hz in order to be judged equally 
loud. A sound level meter therefore will need to reflect 
the frequency sensitivity of the ear. That is, the lower 
and the very high frequency components of the sound will have 
to be attenuated before they are added up to the mid-
frequency components to obtain the overall sound intensity or 
sound pressure level. The resulting overall sound pressure 
level would be a "weighted" level. 
So in 1961 the United States Standards Institute in 
collaboration with scientific and engineering societies 
throughout the world established three weighting networks 
characteristics which approximate the 40, 70 and 90 phon 
Fletcher-Munson frequency contours [21]. These networks are 
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designated A, B, C. 
The A network is for weighting sound pressure levels 
up to 55 dB, B network is for weighting sound pressure 
levels between 55 dB and 85 dB and C network for levels 
above 85 dB. 
The theoretical relative frequency responses of the 
A, B, C networks are shown [22] in Figure 13. The following 
designs for the A, B, C weighting networks meet the require­
ments. The optional flat response network, the F network, is 
added. 
Design of the C Weighting Network 
The C network is obtained by a network designed to 
have its lower -3 dB point with respect to the 1000 Hz 
response at 31.62 Hz and to approach a roll off of 12 dB 
per octave below 10 dB. The high frequency -3 dB point is 
at 7942 Hz and approaches a roll off of at least 12 dB 
per octave above 20,000 Hz. 
The requirements for this circuit can be met by 
cascading two differentiating circuits as shown in Figure 
14. 
The transfer function A(s) for the circuit is given 
by 
American National Standard SI.4-1971. 
See Appendix B. 
Frequency in Hz 
F i g u r e 1 3 . T h e o r e t i c a l R e l a t i v e Frequency Response 
of t h e A, B, C W e i g h t i n g Networks . 
Genera l Radio Co. Handbook of N o i s e Measurement ( 1 9 6 7 ) . 
t o 
Figure 15. The B Network 
Figure 16. The A Network 
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A(s) = t ^ T T (43) 
R 1 R 3 C 2 C 4 ^ S + iqq-Hs + R ^ ) ( S
 + ^ - ) ( S + ^ - ) 
If R - ^, C-^  control the lower frequency -3 dB break point at 
10 Hz, R ^ , control the low -3 dB break point at 31.62 Hz, 
R 2 , C 2 control the higher high frequency -3 dB break point 
at 20,000 Hz and R ^ , C 4 control the high frequency -3 dB 
break point at 7942 Hz. Then 
10 Hz = 
2 i r R 1 C 1 
31.62 Hz = 
7942 Hz = 
2 T T R 4 C 4 
20 kHz = 
2 T T R 2 C 2 
(44) 
R ^ , R ^ were chosen to be 1000 ohms each; R ^ , R 4 were chosen 
to be 1500 ohms each. Then 
C 1 = 15pF, C 4 = .OlyF and 
C 3 = 7pF 
C 2 = 4000 pF 
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Design of B Network 
The B weighting is obtained by adding a network with 
a response that has the performance characteristics equiva­
lent to a simple resistor-capacitor network. The R-C network 
is cascaded with and isolated from the C network as shown in 
Figure 15. The -3 dB point for the added network is 158.48 Hz 
Therefore 
2 ¥ R ^ = 154.48 Hz 
Choosing C b = .36 uF 
then R b = 2.2 x 10 ohms 
It is noted that the low output impedance of the C network 
will provide an isolation between the C and the R-C networks. 
Design of the A Network 
The A weighting is obtained by adding a network 
with a response that has the performance characteristics 
equivalent to two cascaded identical nonisolated resistor-
capacitor networks, these are cascaded with and isolated 
from the C network. See Figure 16. 
The -3 dB point for each of the identical added 
networks is at 281.84 Hz. 
See page 41. 
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Therefore, 
1 
= 281.84 Hz. 
If R is chosen to be 4.4 x 10 ohms, then 
C 
a 
0.11 yF 
The F Frequency Response Network 
The requirements for the F network are 
(a) Low -3 dB point should occur at 20 Hz or lower 
(b) High -3 dB point should fall at 20 kHz at least. 
The F network is shown in Figure 17. 
R£, C £, control the low frequency break point. A 
capacitor placed parallel to R 2 should control the high 
frequency -3 dB break point. Its omission implies that 
the upper frequency -3 dB point should fall at infinity. 
It will, however, be limited by circuit internal and stray 
capacitances of the order of 2 pF. 
To calculate R £, C £, the transfer function is first 
computed. It is given [23] by 
A(s) = 
Z 
out 
m 
(45) 
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where Z Q u t = is the impedance in the feedback 
loop, and Z^ n the input impedance. 
Z.„ = R, + 1 in 1 vf SC 
R 9 q (R ?/R r) 
A(s) = 2 = - b 1 
f S C £ R
 £C ^  
A S 
ACs) «= + 2 _ _ ^ (46) 
K f L f 
R 2 
A o = -Rf W 
The low frequency -3 dB break point, f^, is determined by 
the pole r _ 1 
L 2 7 T R F C F 
If (48) 
R £ = 5.1 x 10 3 ohm 
then C, = 5 uF 
for f L = 5 Hz 
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The value of R 2 was experimentally chosen such that at 1000 
Hz the F network has a gain which is equal to that of the A, B 
and C network at 1000 Hz. R 2 was found to be 51X10 3 ohms. 
A. C. Amplifiers for A, B, a a f e C f f e f a w o r k s 
Amplifiers following the weighting networks were 
needed to raise the level of the noise signal. The amplifier 
circuit diagram is shown in Figure 18. 
The determining factors for choosing the components 
(a) The low frequency break point should be chosen 
low such that it does not interfere with the 
frequency responses of the A, B, C networks at 
the low frequency end. 
(b) At the reference frequency of 1000 Hz, the output 
voltage V Q should be the same for the A, B, C, 
F networks. 
Rl» Cl» Ro a r e 
Calculations for R C R 
o 
The voltage gain A(s) can be expressed as 
A(s) = - (49) 
(S + T 0 
where R 0 / R 2 . l s t n e m idband gain of the amplifier; and the 
low frequency -3 dB break point occurs at fT = ? p r 
See equation 45. 
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Figure 18. A.C. Amplifier Circuit. R Q Values for A,B,C 
Networks are 57kft, 47kft and 47kft respectively 
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with R-^  = 5.1 x 10 3 ohms. 
C 1 = 5yF 
£ L * 5 Hz 
R Q for each of the frequency response networks was chosen 
experimentally so that the requirement (b) stated above is 
satisfied. • • . 
The Relative Frequency Responses of the A, B, C and F 
Weighting Networks 
The relative gain, A -, , is defined by equation (50) 
r e J. 
A f A = 20 dB log *. (50) 
rei I U A 1 0 Q 0 
where A f is the gain of the network at frequency £; A 1 Q 0 0 
is the gain at 1000 Hz. 
Now 
V f 
A £ = (51) 
in 
A = V l 0 0 ° (52) A1000 V. 1 J in 
V1000 a n c* V f a r e r e s P e c t i v e l y t n e output voltages at 1000 Hz 
and at frequency f when the input voltage is V\n» 
v, in 
• ilkQ 51kOI 
| j-vNAA 5,*F 
Figure 19. The C Circuit 
C Network 
.347,AF 
Hr-
47kQ 
2.2km H-
i_5.1kQ 
Figure 20. The B Circuit. The voltage follower isolates the 
B and the amplifier circuits. 
VIN C Network 
.11UF .11,*F 
H r - r H f — 
4.4KQS 4.4KQ: 
57KQ 
Figure 21. The A Circuit 
5w£ 
Figure 22. The F Network 
b o 
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From equations (50), (51), and (52) the relative gain 
can be defined as 
A - = 20 dB log
 Q (53) rei I U v 1 0 0 0 
With the input signal set at 10 mV, V £ for frequencies 
ranging from 10 Hz to 25,000 Hz were measured for the C 
network. ^1000 w a s a ^ s o measured. The measurements were 
repeated for A, B, and F networks. The relative gains for 
the networks were calculated. Tables 5, 6 and 7 summarize 
the results. Figure 23 graphically shows the relative frequency 
responses of the Weighting Networks. 
Comparing Figures 13 and 23 it is seen that the 
theoretical and experimental frequency responses of the A, B 
and C networks are approximately the same. The closeness of 
the theoretical and experimental curves are summarized in 
Table 4. 
The slight variations in the low and high -3 dB 
points are due to the tolerances associated with the resis­
tors and capacitors used to build the circuits. 
The F network is completely flat from 13 Hz to 22,000 
Hz. Its low and high -3 dB points fall respectively at 10 
Hz and 34,000 Hz. 
Table3 . Relative Frequency Response of 
the C Network 
Frequency, f, Gain in dB with respect 
in Hz to lOOQHz 
10 
-14 
16 
-7.7 
20 
-6.2 
31.5 
-3.3 
50 
-1.94 
100 
-0.5 
160 
-0.1 
200 0 
250 0 
315 0 
400 0 
630 0 
800 0 
1000 0 
1250 0 
1600 
-0.1 
2000 
-0.2 
2500 
-0.3 
3150 
-0.5 
4000 
-0.85 
5000 
-1.3 
6300 
-2.0 
8000 
-3.0 
10000 
-4.4 
12500 
-6,1 
16000 
-8.5 
20000 
-11.2 
Table k . Relative Frequency Response 
of the B Network 
Frequency, f, Gain in dB with 
in Hz respect to 1000 Hz 
10 -37.7 
16 -27.6 
20 -24.0 
31.5 -17.2 
50 -12.1 
100 -5.8 
160 -3.0 
200 -2.0 
250 -1.4 
315 
-0.8 
400 
-0.45 
630 -1.04 
800 0 
1000 0 
1250 0 
1600 0 
2000 
-0.1 
2500 -0.2 
3150 -0.35 
4000 
-0.8 
5000 -1.4 
6300 -2.0 
8000 -2.9 
10000 
-4.3 
12500 
-5.8 
16000 
-7.9 
20000 -11.05 
Table 5« Relative Frequency Response 
of the A Network 
Frequency, f, Gain in dB with 
in Hz respect to 1000 Hz 
100 -19.2 
125 -16.6 
160 -13.6 
200 -11.05 
250 -8.8 
315 -6.61 
400 -4.8 
500 -3.2 
630 -2.05 
800 - .82 
1000 0 
1250 0.6 
1600 1.06 
2000 1.21 
3150 1.36 
4000 1. 21 
5000 1.06 
6300 0.51 
8000 0.1 
10000 
-1.2 
12500 
-2.7 
16000 
-4.4 
20000 
-6.0 
Table 6. Relative Frequency Response 
of the Flat (F) Network. 
Frequency, f, Gain in dB with respect 
in Hz to 1000 Hz 
10 -3 
12 -2 
13 0 
20 0 
50 0 
100 0 
200 0 
400 0 
800 0 
1000 0 
2000 0 
4000 0 
8000 0 
16000 0 
20000 0 
22000 0 
30000 
-1 
34000 
-3 
1—I I 111111 1—I I I I 1111 1—I I I 11111 1—I I 11 III 
J I I I I Mil I I I I I I 111 I ' i i i n i l I i I 
FREQUENCY, f, IN HZ 
Figure 23. The Experimental Relative Frequency Responses of 
A, B, C and F Weighting N e t w o r k s . 00 
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Table 7. Theoretical and Experimental Low and High 
-3 dB Points f^ > in Hz 
Theoretical Experimental 
Weighting 
£H £H 
Network 
31. 5 7942 33 7900 ± 50 C 
158.49 7942 160 7900 ± 50 B 
563.68 10,300 552 10,200 ± 50 A 
3. Root Mean Square (RMS) Circuit 
The block diagram of the root mean square (rms) 
circuit is shown in Figure 26. 
The Squarer 
The squarer as shown in Figure 24 is a single integrated 
circuit RCA 3091D [24] multiplier, the output V q of which is 
proportional to the square of the v x and the inputs, i.e. 
v = kv v (54) 
o x y J 
where k is the scaling factor. Since in practical appli­
cations of the multiplier, slight current imbalances exist, 
RCA suggests the use of external potentiometers to null 
the imbalances. It is also recommended that the scaling 
factor, k, be made equal to for optimum accuracy. 
The RCA 3091D together with its peripheral circuitry 
is shown in Figure 24. Prior to the use of the multiplier, 
the Y-balance, the X-balance, the Zero-adjust and the 
- 1 5 V 
F i g u r e 2 4 . F u n c t i o n a l B l o c k D i a g r a m o f C A 3 0 9 1 D w i t h T y p i c a l M u l t i p l i e r O u t b o a r d 
( P e r i p h e r a l ) C i r c u i t r y . ON 
O 
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linearity potentiometers are adjusted according to the 
manufacturers specifications, such that for zero input the 
output is also zero. 
To square the input signal, the v , v input terminals 
x y 
are connected together and the input signal is applied to the 
junction. The k-adjust potentiometer is then adjusted such 
that the output is equal to 2.5 V when the input is 5 V. 
The maximum input voltage that can be applied to the 
multiplier circuit is 10 V. However, the maximum output 
voltage that each of the weighting networks can deliver to 
the multiplier is 9.8 V. Thus the multiplier's maximum 
rating for the input voltage cannot be exceeded. 
The Averaging Circuit 
The averaging circuit is shown in Figure 25. It is 
noted that the output of the squarer is a current source. 
The current I 1 as shown in Figure 25 charges the 
capacitor, which has capacitance C, to a peak voltage 
v 2 as shown in Figure 26. Hence 
V2 = I 2 R = J / I l d t 
• h f lodt - h ; T 2 d t 
since the driving current I is the sum of the currents 
1^ and I 2. 
•'•
 l 2 + m ! hdt - w f : o d t ( 5 5 ) 
Figure 25. The Averaging Circuit 
V in 
1 
x y 
Squarer 
+ 1 < 
o 
Averaging 
Network 
Figure 26. Block Diagram of the rms Circuit 
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If RC is large compared with the maximum period of 
the input signal, then the second term of the left hand side 
expression in equation (55) is small compared with 1^. 
Therefore 
l 2 = W / I o d t 
Hence is proportional to the average value of the 
driving current 
i.e. v 0 a I 
2 o 
But I = kv 2 
o in 
where k is the scaling factor. 
Therefore v 2 l s proportional to the average of the square 
of the input. 
i.e. v~ = k 1v? 
2 in 
where k' is some normalization factor. The k-adjust 
potentiometer was adjusted such that k' = .1. 
R, and C values were chosen to be 33 x 10 ohms and 
15 yF respectively. Thus RC = 495 msec. 
Since the minimum frequency of the signai is 20 Hz; the 
maximum period of the signal is 50 msec which is about a 
tenth of the time constant of the averaging circuit. 
To obtain the square root of v 9, the squarer 
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is placed in the feedback loop of the 741 integrated circuit 
operational amplifier as shown in Figure 26. 
V q is the output voltage of the rms circuit. It is 
also the input to the squarer. Hence 
v' = kv 2 (56 
o o v 
where k is the scaling factor which was normalized to 0.1. 
From the 741 operational amplifier, 
where A is the open loop gain of the operational amplifier 
and v 2, v^ are the non-inverting and the inverting inputs 
to the operational amplifier. Usually A is large. Hence as 
So it is seen that the output V q is proportional to the 
square root of the input v ?. 
v = A(v~-vf) 
o K 2 oJ 
A -> o o , y =
 V ' 
Therefore from equation (56) 
(57) 
But v 0 = kv. 2 l 
in Since k and k f have the same numerical value, then 
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^ 0 (58) 
Thus the output voltage V q is equal to the root-mean-square 
of the input voltage. 
The Comparator Circuit 
compares the rms value of the amplified noise signal with a 
reference voltage v^. For the four channel noise dosimeter, 
four comparators are needed. The four reference voltages 
are respectively equal to the voltage equivalent of sound 
pressure levels of 85, 90, 95 and 100 dB as each appears at 
the negative input terminals of the comparators. The 
experimental determination of each reference voltage is 
discussed in a later section. 
Transfer Characteristics of the Comparator 
The comparator circuit is shown in Figure 27. It 
The voltage v, is a superposition of v and v 
= (1- 3)v + 3 v Q 
where 3 
is the feedback factor. The voltage V q is determined by the 
inputs to the comparator as follows. 
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v = v(o) for v i n > v] 
v = v(l) for v i n < v, 
where v(o) is the logical zero output level and v(l) is the 
logical 1 output level. v(o) and v(l) for a 710 integrated 
circuit comparator are -0.5 V and 3.1 V respectively. 
Thus when v i n > v^  
v b 
(i-e)v + ev(o) C59) 
v Q = v(o) for v i n > v b 
V q = v(l) for v i n < v b 
and when v^ n < v^ 
V K = (l-B)v + Gv(l) (60) 
v h = v b - v b = 3[v(l)-v(o)] (61) 
The operation of the comparator introduces hysteresis into 
the transfer function of the comparator, but to an advantage 
which is the inherent self latching action of the hysteresis 
loop. Since the down and up switching levels are separated, 
the circuit has a built-in noise immunity equal to the width 
v^ (see Figure 28) of the hysteresis loop. Once the comparator 
registers an output, small perturbations will not cause 
reswitching and consequent erratic indications. However, 
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Figure 28. Transfer Characteristics 
of the Comparator 
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the input transition zone is broadened, hence a single 
voltage comparator level cannot be narrowly defined. But 
if the feedback factor 3 is chosen as small as possible, 
the width of the hysteresis loop can be decreased. For this 
des ign, 
3 
= 10 ohms 
R 1 = 68 x 10 3 ohms 
then 3 = ^ 
and the up and down switching levels were observed to be 
separated by approximately 1 dB sound pressure level. 
The Inverter Circuit 
Since the comparator is functioning in the inverting 
mode, the inverter stage, as shown in Figure 29, was added 
to it, so that 
v = v whenever v. = vfo) = 0 V 
o cc m v J 
= 0 whenever v. = vfl) = 3.1 V 
where v(l) and v(o) are respectively the high and low output 
levels of the comparator. 
In the active or saturation region, the base-emitter 
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diode conducts and the base current, I, is given by 
I = i n > 0 (62) 
Assuming piecewise-linear approximation for the transfer 
function of the circuit vgj; > the base-emitter voltage, 
is constant and equal to 0.6 volt for the silicon transistor 
2N2924. 
Therefore when 
v i n < 0.6 V 
the transistor is cut off and the output voltage, v , is 
equal to the supply voltage, v . For v. > 0. 6V the base 
c c m 
current increases linearly with v^ n. The output voltage 
decreases from the cut-off voltage v as 
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 cc 
v = v - I R 
o cc c c 
= v - 3IR cc c 
where I = 3 I . 3 is the current gain which is equal to 60 
for the 2N2924. For saturation, v = 0 and 
v 
I i ^ = 0.23 yA 
Figure 30. Voltage Divider Network 
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if R = 2,2 x 10 3 ohms 
then v c c = 3 volts. From equation (62) 
For v. = 3.1V, = 0.6V, I = .23 yA 
m D E 
R < 110 x 10 3 ohms 
R was chosen to be 100 x 10 3 ohms. 
Experimental Determination of v^. 
v shown in Figure 27 is a dc voltage obtained from 
a voltage divider network as shown in Figure 30. The R 2 
value is fixed at 1000 ohms. R-^  is chosen such that for a 
noise level of 85 dB the v a is of such magnitude that the 
reference voltage v^ for the first comparator is equal to 
the rms value of the amplified noise signal that is received 
at the negative input of the comparator. The procedure was 
repeated for noise pressure levels of 90, 95 and 100 dB. 
Table 8 summarizes the v values for which v, , v, , v, , 
a t>2 t> 3 
and v K correspond respectively with 85, 90, 95 and 100 dB, 
sound pressure levels. 
No actual noise source was used in the experiment. 
2 
Instead the rms sound pressure, p, in newton/m was calcu­
lated using equation (63) for the sound pressure levels of 
85, 90, 95 and 100 in dB. 
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SPL in dB = 20 dB log 1 Q P 
.00002 
(63) 
Table 8. Noise Levels and Their Corresponding 
Reference Voltages 
Noise Level 
in dB 
P 
in N/m 2 
v ^ 
om 
in mV 
V 
in volts 
85 .36 3.6 1.5 
90 .63 6.3 2.7 
95 1.1 11 4.9 
100 2 20 8.8 
Then using the sensitivity of the microphone which 
. 2 2 is 10 V for a sound pressure level of 1 newton/m the p 
values were converted to voltages v as shown in Table 8. 
om 
The equivalent v Q m values were obtained from an audio signal 
generator. 
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The Timing System 
Introduction. The timing system consists of 
(a) The time base 
(b) An "and" gate 
(c) A clock 
as shown in Figure 31. One input of the two input "and" gate 
is connected to the output of a time base which generates 
pulses at one second intervals. The other input of the gate 
is connected to the inverter output. When there is a 
signal at the inverter output, the pulses are transimitted 
and recorded by the clock. There are four clocks and four 
"and" gates corresponding to the four exposure levels whose 
durations are to be measured. In addition there is one clock 
that measures true time. All the clocks can record time up 
to ten hours. 
The Time Base Circuit 
The time base circuit is shown in Figure 32. The v is 
6
 s 
a 14 volts, 60 HZ signal that is obtained from the secondary 
of a transformer. Resistor, R, and diode D form a clipping 
circuit that transmits only the positive excursion of the 
signal. is a three volt zener diode which clamps the 
signal level at 3 volts. The 7490 and 7492 together divide 
the frequency of the signal by 60. 
Calculation for Series Resistance, R 
The optimum value for R, is obtained [26] from equation 
74 
Clock 
) 1 
\ Clock 
r 2 
v Clock 
r 
3 
Clock 
f 4 
True Time Clock 
Time Base 14v, 60 HZ Line 
Voltage 
Figure 31. Timing System 
V V V 3 
outputs of the respective 
inverter stages 
are the 
75 
R 
• A / V V 
60 Hz, 3V 
D D. 
Divide-by-
Ten 
Counter 
Divide-by-
Six 
Counter 
1Hz, 3V 
Figure 32. The Time Base Circuit 
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(64). 
R =/£7"Rr (64) 
where R £ is the diode, D, forward resistance and is the 
diode reverse resistance. R £ is of the order of a few tens 
of ohms or less. R r is of the order of one hundred kilohms 
or more. This makes R large in the range of 10,000 ohms. 
R in this circuit was chosen to be 22 kilohms. 
The Frequency Divider Circuit 
The frequency divider circuit which divides the 
frequency of the 60 Hz signal by sixty consists of a cascade 
of a 7490 divide-by-ten counter and a 7492 divide-by-six 
counter as shown in Figure 33. 
For the 7490 to operate in the symmetrical divide-by-
ten mode the A input is connected to the D output, the input 
signal is then applied to the BD input. A square wave 
output (which is the input signal with the frequency divided 
by ten) appears at the A output. 
For the 7492 to operate in the divide by six mode 
the input pulses are applied to the BC input. A frequency 
division of six is obtained at the D output. 
The Ten Hour Clock 
The ten hour clock is shown in Figure 34. Three 
decade counters (7490) and two divide-by-six (7492) counters 
FND 70 
SN 9368 
FND 70 FND 70 
ms. mw mm 
SN 9368 SN 9368 
J 1 
_IL 
1 i 1 i It / 1 , 
-j ri . 1 .1 7490 7492 7490 7492 
( 4 ) ( 2 ) 
TO R E S E T PUSHBUTTON SWITCH 
7490 
INPUT 
F I G U R E 34 . BLOCK DIAGRAM OF THE TEN HOUR C L O C K . SECONDS AND 
TENS OF SECONDS COUNTS ARE NOT D I S P L A Y E D . 
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are connected in series. Counters 1 and 2 count the seconds 
and tens of seconds. Counters 3 and 4 count the minutes and 
tens of minutes. The 5th counter counts the hours up to 10 
hours. The seconds count are not displayed. 
When used as a BCD decade counter, the A output of the 
7490 is externally connected to the BD input. The A input 
receives the incoming count and a count sequence is obtained 
at the D output in accordance with the BCD count sequence 
truth table shown by the count mode of Table 9. The counter 
counts from 0-9 and resets to zero to repeat the count. 
Each of the three decoder/drivers are arranged 
parallel to counters 3, 4, 5. Each accepts the 4 bit binary 
code from the corresponding counter and produces the appropriate 
outputs for the selection of segments a, b, c, d, e, f, g in 
a 7-segment matrix display used for representing numbers 0-9. 
Reset to Zero Circuit 
To reset the counters to the count of zero, both reset 
0 inputs of the 7490 and 7492 counters should be at logical 
"1" levels. The circuit to perform the operation is shown 
in Figure 35. 
The two input nand gate with the two inputs tied 
together behaves like an inverter circuit. When the 
input is at logical "0" the output is at logical "1" and vice 
versa. Thus the push button switch connects the terminal 
marked 1 to ground when pushed in, thus setting the output 
of the gate (and also the counter reset zero inputs) to 
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BCD Decade Count Mode Truth 
A B C D Pulse 
0 0 0 0 0 
1 0 0 0 1 
0 1 0 0 2 
1 1 0 0 3 
0 0 1 0 4 
1 0 1 0 5 
0 1 1 0 6 
1 1 1 0 7 
0 0 0 1 8 
1 0 0 1 9 
Table 10 Scale-of-Six Count Mode Truth Table 
A B C D Pulse Count 
0 0 0 0 0 
1 0 0 0 1 
0 1 0 0 2 
1 1 0 0 3 
0 0 1 0 4 
1 0 1 0 5 
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logical "1." Consequently all the counters will be reset to 
zero. 
When the switch is not pushed in terminal 1 is 
floating or at logical "1." The counters reset zero inputs 
will be then set at logical "0" and count operation is 
allowed. 
82 
CHAPTER IV 
PERFORMANCE TEST OF THE NOISE DOSIMETER 
The four-channel noise dosimeter was tested in the 
laboratory using the instruments listed below: 
1. General Radio 1390-B Random Noise Generator 
2. General Radio 1560-P5 Microphone 
3. An Audio Amplifier 
4. A Utah D8LA Loudspeaker 
5. General Radio 1558 BP Octave Band Noise Analyzer 
The Octave Band Analyzer has a built in sound level 
meter which meets the American Standard Association S-1.4 
1961 standard for sound level meters. 
The calibration of the microphone is traceable to the 
National Bureau of Standards. 
The loudspeaker was housed in a chamber so as to ex­
clude any interference from external noise sources. 
Test Procedure 
The amplified pink noise signal from the noise genera 
tor was applied to the loudspeaker which generated an audibl 
sound. The amplifier's gain control was adjusted so as to 
produce a sound pressure level of 85 dB at the microphone as 
determined by the General Radio Octave Band Noise Analyzer. 
The microphone was disconnected from the Noise Analyz 
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er and connected to the Noise Dosimeter. The flat frequen­
cy response weighting was selected. The gain of the pre­
amplifier circuit of the Noise Dosimeter was adjusted by 
means of an attenuator such that the channel 1 clock just be­
gan to count. This adjustment calibrates channel 1 to mea­
sure the duration of a sound pressure level of 85 dB or more. 
Following the same procedure a noise level of 90 dB 
was produced. The microphone was again transferred to the 
Noise Dosimeter. Channel 1 clock counted continuously as ex­
pected. But channel 2 clock would count when the sound pres­
sure level was increased slightly above 90 dB. This is due 
to the error involved in calibrating the first channel to re­
spond to the 85 dB of sound pressure level. The maximum error 
observed was 1 dB of sound pressure level. 
Proceeding as before it was found that to within an 
accuracy of 1 dB sound pressure level, the third and fourth 
channels, respectively, responded to sound pressure levels 
of at least 95 dB and 100 dB. 
The whole process was repeated on the A and C fre­
quency weighting scales of the Noise Analyzer and Dosimeter. 
The same observations were made as before. 
The noise level was increased slightly above 100 dB 
and the Noise Dosimeter was left to operate for twenty four 
hours. At the end of the twenty four hour period it was 
observed that all the clocks on the four channels recorded 
the same time which corresponded with the time measured by 
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the true time clock. The test procedure was repeated. The 
results agreed with those obtained during the previous day. 
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CHAPTER V 
CONCLUSIONS 
A four channel Noise Dosimeter was designed to mea­
sure the durations of noise exposure levels of 85, 90, 95 
and 100 dB cumulatively. 
The instrument was tested in the laboratory with a 
pink noise source. It was observed that if the first chan­
nel is calibrated to respond to sound pressure level of at 
least 85 ± 1 dB, then to within an accuracy of 1 dB sound 
pressure level, the response of the adjacent channels are 
separated by 5 dB of sound pressure level on the frequency 
weighting (A, C and flat) scales. 
Also if the sound pressure level is 85 dB none of the 
channel clocks will count. If the sound pressure level is 
slightly above 100 dB then all the four channels will re­
spond. Therefore, the instrument measures the cumulative 
duration of sound pressure levels of 85, 90, 95 and 100 dB 
within a maximum error of 1 dB of sound pressure level. 
The cumulative noise exposure factor, S, defined as 
the percent of the allowable noise exposure accumulated 
within a period of time can be calculated by using either 
equation (65a) or (65b). 
S = Cl ~ C 
16 
2 + 
8 
3 + (65a) 
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C\ + C 0 + 2C, + 4C„ 
S = -i 2
 1 6
 5
 i (65b) 
C^, C 2, and are, respectively, the time in hours that 
the clocks of channels 1, 2, 3 and 4 record. The figures 
16, 8, 4, 2 are the time in hours that are allowed for 
exposure to noise levels of 85, 90, 95 and 100 dB. 
To calculate the S factor, the C N (N = 1, 2, 3, 4) 
values are read on the clocks and substituted in either 
equation (65a) or (65b). For efficient industrial noise 
control the cumulative noise exposure factor should not 
exceed unity according to the Walsh-Healey Act. 
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APPENDIX A 
=v-. + i-R (66) 
s 1 1 s v ' 
v. = h v~ + i,h. (67) 1 re 2 b le v 
i 2 = W b + v 2 h o e ( 6 8 ) 
v 2 = - i R- (69) 
V 2 
voltage gain A y = — (70) 
From equations (68) and (69) i 2 can be eliminated 
i.e., _v 2 
v 2 (hoe + Rj} " - h f e i b ( 7 2 ) 
R; hoe + 1 
v 2 ( - ^ ) - - h £ e i b (73) 
v 2 " " (ftfhoe + 1> R L W 
DERIVATION OF VOLTAGE GAIN OF SINGLE STAGE 
COMMON EMITTER AMPLIFIER 
From Figure 38 
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or 
v 9R T t hoe + 1 
i = " V
 Rt (75) 
b h£e RL 
Substituting for i^ in equation (67). 
"
 V 2 { h r e " < RL h o e + ^ } < 7 6 ) 
Zl - A - h f e R L 
v. 
1 " v - h £ e h r e R i j - (h i e + R ) C R £ hoe + L) 
For 2N 3391A 
h £ e - 340 
h = 4.1 x 10" 4 
re 
_ ^ 
hoe = 36.4 x 10 mho 
h. = 4.8 x 10 3 ohm 
le 
For the first stage, the total load impedance, R^, is the in­
put impedance, h. , of the transistor paralleled by the base 
i e 2 
bias resistor R, of the second stage. 
D2 
i
-
e
-
 RL ' h i e 2 / / R b 2 
= (4.8 x 10 3 // 33 x 10 3) ohms 
= 4.2 x 10 3 ohms 
Now R£ = R c // R L 
= (6.8 x 10 3 //4.2 x 10 3) ohms 
R£ = 2.6 x 10 3 ohms (78) 
90 
R^hoe = 2.6 x 10 3 x 36.4 x 10" 6 
= .095 ohm (79) 
hfe hre RL = 3 6 3 o h m S 
h. (R/hoe+l) = 5.28 x 10 3 ohms (81) 
From equation (80) and (81) 
h i e (R^hoe + 1) » h £ e h r e RI 
The factor h f e h r e R £ can be neglected in equation (76) 
Hence the voltage gain per single stage, A , reduces to 
hfe RL 
A v = -h i e(R»hoe + 1) ( 8 2 ) 
Since R^hoe << 1, A v is approximately equal to 
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APPENDIX B 
where A^Cs) and A 2 ( s ) are the v o l t a g e ga ins of the f i r s t and 
second s t a g e s , r e s p e c t i v e l y . 
A ( s ) = A^Cs) x A 2 ( s ) (84) 
Now A*(s) (85) 
where 
~
 R 2 / / SlT^  (86) 
is the impedance in the feedback loop; and 
zi = R i + 
i (87) 
is the series input impedance. Similarly 
A 2(s) = - (88) 
(89) 
*See equation (45) 
DERIVATION OF THE TRANSFER FUNCTION OF THE C NETWORK 
Refer to Figure 14 . 
The overall voltage given A(s) is the product of the 
voltage gains of the individual differentiators. 
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From equations (85), (86), (88) and (89); 
V'SUT R 2 / / S U T 
A(s) = -J- f- (91) 
R3 + SC 3 Rl + SC^ " 
2 
R 2 C 1 R 4 C 3 S 
(1 + R 4SC 4)(1 + R 3SC 3)(1 + R 2SC 2)(1+ R 1SC 1) 
S 2 
R 1 R 3 C 2 C 4 ^ S + l f e ) ( S + i ^ ) ( S + l f e ) ( S + i ^ 
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